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Abstract 
We present fabrication technology for planar-type superconducting quantum interference devices (SQUIDs) comprising trilayer 
Nb/AlOx/Nb Josephson junctions and thin-film pick-up coils integrated on a single chip. A well-established superconducting 
integrated circuit technology that was originally developed for digital applications has been modified for developing SQUID 
fabrication processes with high reliability and controllability. Combination of two photolithography techniques, a high-resolution 
stepper and a large-shot-area mask aligner, has been introduced to fabricate fine-scale patterns such as 2-ȝm-square junctions and 
large-scale patterns such as 10-mm-square pick-up coils with a 2.5- or 3.0-cm baseline on the same chip. We successfully fabricated 
planar gradiometers and confirmed the operation with typical modulation amplitude of 50 ȝV, achieving gradient field resolutions as 
small as 3.5 fT/Hz1/2cm. 
© 2015 The Authors. Published by Elsevier B.V. 
Peer-review under responsibility of the ISS 2014 Program Committee. 
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1. Introduction 
Fabrication technology for superconducting quantum interference devices (SQUIDs) has been greatly improved by 
introducing thin-film, or planar integrated circuit (IC) processes [1]. The main advantage of the superconductingIC 
technology is high manufacturability, which has enabled reliable fabrication of practical SQUIDs at affordable costs [2]. 
In addition, the size of the thin-film on-chip SQUIDs is much smaller than the bulk SQUIDs [3], reducing the cooling 
costs and thus the system costs. On the other hand, bulky wire-wound coils are mostly used for pick-up coils of SQUID 
magnetometers and gradiometers, which are electrically connected by soldering. Though the inductance can be easily 
increased by increasing the number of coil turns or by enlarging the coil size, the wire-wound coil is a kind of handicraft 
and less manufacturable. 
Our challenge is to fabricate the whole SQUID circuit including Josephson junctions and thin-film pick-up coils by 
using superconducting IC technology [4], aimed at developing a manufacturable SQUID fabrication technology with 
high reliability and controllability. In addition to the manufacturability, the micro-fabrication techniques such as 
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photolithography and reactive ion etching (RIE) will provide precise control of the dimensions and thus circuit 
parameters of all the components. The key is integration of the circuit elements with different scales, micron-scale 
Josephson junctions and ten-millimeter-scale pick-up coils, on a single chip with limited facilities and resources. 
In this paper we present fabrication of planar gradiometers comprising trilayer-type Josephson junctions and thin-
film pick-up coils for medical applications such as magnetocardiography and magnetoencephalography. Combination of 
two lithography techniques are used: we utilize an i-line stepper with a high resolution but a small shot area for fine 
patterns, and a contact mask aligner with a large shot area but a low resolution for large patterns.  
2. Fabrication processes 
The fabrication process is a modified version of a Nb/AlOx/Nb-junction IC technology which has been developed 
originally for superconducting digital circuits at AIST [5][6]. The main difference from the original process is addition 
of photolithography with a mask aligner to pattern the pick-up coils which is larger than the maximum shot area of our 
i-line stepper. Fine patterns of the SQUID main part including junctions and shunt resistors are made with the i-line 
stepper which has a resolution of 0.35 micron and a maximum shot area of 20-mm square. Rough patterns such as pick-
up coils and bonding pads are made with the contact mask aligner with a resolution as large as 1 micron and a 
maximum shot area of 5-inch square. 
Figure 1 shows a cross-sectional view of the SQUID circuit consisting of Nb/AlOx/Nb junctions and three Nb wiring 
layers, a Mo resistor layer and SiO2 insulation layers. The top Nb layer is patterned with the mask aligner and the others 
are patterned with the i-line stepper. All the metal layers, Nb, Al and Mo, are deposited by dc-sputtering and the SiO2 
layers are deposited by rf-sputtering with substrate bias voltages. Layer parameters are summarized in Table1. 
 
Fig. 1. A cross-section of the planar SQUID process. 
 
Table 1. Layer parameters for the planar SQUID circuits. 
Layer Material Thickness Description 
RE Mo 80 nm Resistor 
I4 SiO2 100 nm Inter-layer insulation 
M4 Nb 200 nm Junction base electrode, wiring 
BR Al/AlOx 10 nm Junction barrier 
JJ Nb 150 nm Junction counter electrode 
I5 SiO2 300 nm Inter-layer insulation 
M5 Nb 400 nm Wiring 
I6 SiO2 500 nm Inter-layer insulation 
M6 Nb 600 nm Wiring 
 
The process starts with deposition of the Mo resistor layer, RE, with 1-ȍ sheet resistance on a thermally-oxidized Si 
wafer. The resistors of the RE layer are then patterned by RIE with SF6. A SiO2 layer, I1, is deposited for the resistor 
insulation and via holes in I1 are then fabricated by RIE with CHF3. The Nb/AlOx/Nb trilayer consisting of 200-nm-
thick M4, 10-nm-thick BR and 150-nm-thick M5 layers is in-situ deposited in a load-locked sputtering system. The 
junctions, JJ, are patterned by RIE with SF6, followed by removal of the BR layer by Ar ion milling and patterning of 
the M4 layer by RIE with SF6. After the deposition of the I5 layer, via holes to the M4 and JJ layers are fabricated in I5 
by RIE with CHF3. The middle Nb wiring layer, M5, is deposited and patterned by RIE with SF6. The I6 insulation 
layer is deposited and via holes to M5 are then fabricated by RIE with CHF3. The top wiring layer, M6, is deposited and 
then patterned by ultraviolet photolithography with the mask aligner and RIE with CF4. The wafers are finally diced 
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3. Gradiometer design 
We designed single-chip first-order gradiometers based on the fabrication process described in the previous section. 
The gradiometer consisted of a standard Ketchen-type dc SQUID [1], an input coil and two pick-up coils. The SQUID 
was tightly coupled to the 14-turn thin-film input coil of inductance of 27 nH that is connected to a pair of the pick-up 
coils in parallel each of which was designed to have an area of 10 mm × 10 mm and inductance of 49 nH. A feedback 
coil was also integrated on the chip for operating in flux locked-loop. Designed values of the gradiometer parameters 
are summarized in Table 2. 
Table 2. Designed values of the gradiometer parameters. 
Parameter Value Note 
SQUID inductance 100 pH  
Junction critical current 10 ȝA Junction area: 2 ȝm × 2 ȝm 
Junction shunt resistance 10 ȍ Sheet resistance: 1 ȍ 
Input coil inductance 27 nH Number of turns: 14 
Pick-up coil inductance 49 nH Coil area: 10 mm × 10 mm 
Baseline 2.5 cm or 3.0 cm  
 
The whole gradiometer was laid out on a 12 mm × 44 mm chip (Fig. 2(a)). The gradiometer chip was virtually 
divided into 4-mm square sections for the i-line stepper lithography so that the shot area size and step pitch were set to 
be 4 mm × 4 mm and 4 mm, respectively, for the stepper process. The fine patterns of the SQUID main circuit including 
2-ȝm square Josephson junctions, 2-ȝm wide Mo resistors, 1-ȝm square via holes in the SiO2 layers and 2-ȝm wide Nb 
wirings were located only on the sub chip at the center. The large-scale patterns including the pick-up coils and bonding 
pads occupied the whole chip area, which were patterned with the mask aligner. The alignment marks for the mask 
aligner were put at the center sub chip by using the i-line stepper for the lithography combination. Figure 2(b) shows a 
wafer floor plan on a 75-mm diameter wafer including two gradiometers with a 2.5-cm baseline at the top and bottom, 
and three gradiometers with a 3.0-cm baseline at the middle. 
Fig. 2. Layouts of (a) the gradiometer chip and (b) the whole wafer. Thin white lines are eye guides showing the 4-mm square sub chips. 
4. Experiments 
We processed the first batch of three wafers. The fabrication processes from the first resistor layer to the deposition 
of the top Nb layer were done at AIST. The wafers were then sent to SIMIT and were finally completed into the 
gradiometer chips. Figure 3 shows photographs of the fabricated gradiometers.  
The gradiometer chips were mounted on printed circuit boards (PCBs) as shown in Fig. 3(b) and immersed directly 
in liquid helium at 4.2 K. To measure the intrinsic noise of the gradiometer, the mount was inserted into a niobium 
shield tube. The outputs of the gradiometer were directly readout by a low-noise preamplifier with total voltage noise of 
0.35 nV/Hz1/2, which consisted of 3 pairs of bipolar transistors [7].  We tested 10 of the fabricated chips and confirmed 
SQUID operations of 9 of them. Figure 4 shows typical characteristics of a gradiometer with a baseline of 2.5 cm. 








176   Masaaki Maezawa et al. /  Physics Procedia  65 ( 2015 )  173 – 176 
curve, the circuit operated correctly with modulation amplitude of 46 ȝV (Fig. 4(a)). Figure 4(b) is a noise characteristic 
obtained at an operating point of 170 ȝV/ĭ0 and shows flux noise of 3.6 ȝĭ0/Hz1/2 in the white noise region, where ĭ0 
is the flux quantum. We then calibrated the gradiometer by applying known magnetic gradient fields generated by 
Helmholtz coils and found that the gradient field of 0.96 nT/cm yielded ĭ0 in the gradiometer, which corresponded to 
the gradient field sensitivity of 3.5 fT/Hz1/2cm.  
 
Fig. 3. Photographs of the fabricated gradiometer chips. (a) the sub-chip area at the center and (b) the whole chip on PCB. 
Fig. 4. Operation of the planar gradiometer. (a) flux-voltage and (b) noise characteristics. 
5. Summary 
We have developed a fabrication process of planar SQUIDs comprising trilayer Nb/AlOx/Nb junctions and thin-film 
pick-up coils integrated on a single chip. Combination of two types of photolithography techniques, a fine-resolution i-
line stepper and a wide-area mask aligner, has enabled patterning of circuit components with various sizes, micron-scale 
junctions to 10-millimeter-scale pick-up coils. We have successfully designed, fabricated and tested planar gradiometers 
with 2-micron square Josephson junctions and 10-mm-square pick-up coils. The measured gradient field sensitivity has 
been typically as small as 3.5 fT/Hz1/2cm. 
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